### Once bittern, twice shy

Revisiting hardware architectures for lazy functional languages with Heron

Craig Ramsay & Rob Stewart

September 2024

Heriot-Watt University



# https://haflang.github.io/history



















add x y z =

x + y + z



s1ba info: : Code for helper ( a b -> a+b) .Lc1bo: ; Check for stack space leag -40(%rbp),%rax cmpg %r15,%rax ib . ( c1bp : lump if stack full .Lc1bg: ; Reduce helper mova \$stq\_upd\_frame\_info,-16(%rbp) mova %rbx.-8(%rbp) mova 16(%rbx). %rax : ( oad a & b from heap movg 24(%rbx),%rbx mov/ \$base\_GHCziNum\_zdfNumInt\_closure.%r14d " Puch 'a+b' onto stack mova \$stq\_ap\_pp\_info,-40(%rbp) movg %rax,-32(%rbp) mova %rbx.-24(%rbp) adda \$-40.%rbp imp base\_GHCziNum\_zp\_info : Enter .Lc16p: ; Ask RTS for stack space imp \*-16(%r13) Add\_add\_info: ; Code for `add` .Lc1br: ; Check for stack space leag -24(%rbp),%rax cmpg %r15,%rax ib . Lotbs ; Jump if stack full

.Lc1bt: ; Check for heap space adda \$32,%r12 cmpg 856(%r13),%r12 ia . Lotby ; Jump if heap full .Lc1bu: ; Reduce `add` " Build `x+v` thunk on heap mova \$ \$16a\_info, -24(%+12) mova %r14.-8(%r12) movg %rsi, (%r12) leag -24(%r12),%rax movi Sbase GHCziNum zdfNumInt closure %r14d :: Push `thunk+z` to stack mova \$stg\_ap\_pp\_info,-24(%rbp) movg %rax,-16(%rbp) movg %rdi,-8(%rbp) addg \$-24,%rbp imp base\_GHCziNum\_zp\_info : Enter .Lc1bv: ; Ask RTS for heap space movg \$32,904(%r13) .Lc16s: : Ack RTS for stack space movi \$Add\_add\_closure. %ebx imp \*-8(%+13)

# Heron

noun [C] /"heran/

## A graph reduction processor.

Performs template instantiation in one clock

cycle via multiple, wide, multi-ported memories.



<sup>o</sup>Ramsay and Stewart, "Heron: Modern Graph Reduction Hardware".

# Heron

noun [C] /"heran/

## A graph reduction processor.

Performs template instantiation in one clock

cycle via multiple, wide, multi-ported memories.



<sup>o</sup>Ramsay and Stewart, "Heron: Modern Graph Reduction Hardware".

Template example

Template example

enumFrom :: Int -> /Int7 enumFrom n = let m = n + 1ns = enumFrom m in Cons n ns 1 INT 1 let APP ARG True 0. PRI 2 +. APP [ FUN True 1 0, VAR False 0, in APP [ CON 2 0. ARG True O. VAR False 1



















Postfix prims for long spines

 $(f \times y) + (g z)$  $\Rightarrow f \times y g z +$ 



...But what about heap updates?



Avoid most updates via run-time sharing analysis!

### Atoms

= FUNsan | CONan | VARsn | INTn | PRIa⊗ | ARGsn | REGn



Avoid most updates via run-time sharing analysis!

### Atoms

= FUN s an | CON an | VAR s n | INT n | PRI a | ARG s n | REG n

pprox One-bit reference counting!









"On these [von Neumann style] machines, real-time garbage collection inevitably causes some overhead on the overall execution"



hp++







"The nofib cases are quite mixed [...] most tests **slow down**, with a median of +21%"



#### Key Observation:

Stock CPUs sequentialise write-barriers (trades-off GC latency for throughput)

Custom hardware + read-

first memories grants us both

Cloaca

noun [C] /kloh-ah-kuh/



A concurrent hardware garbage collector for Heron

°Ramsay and Stewart, "Cloaca: A Concurrent Hardware Garbage Collector for Non-strict Functional Languages".

Cloaca

noun [C] /kloh-ah-kuh/

A concurrent hardware garbage collector for Heron



° Ramsay and Stewart, "Cloaca: A Concurrent Hardware Garbage Collector for Non-strict Functional Languages".



Memory Management Reduction Core Mutation FIFO Bubble Reg RAM Request (read-first mode) Reg А Next frees Reg Control Logic data GC Node В GC Node = FreeList Addr Arbitrator WorkList Addr Marked Неар Unmarked



## Results





HeronGHC + Intel i? 1250UPlatformXilinx Alveo U280PerformancePower-saver

Platform

Heron Xilinx Alveo U280 Performance

GHC + Intel i7 1250U Clock 185 MHz 4.7 GHz ≈2 GHz

Power-saver

	Heron	GHC + Intel i7 1250U	
Platform	Xilinx Alveo U280	Performance	Power-saver
Clock	185 MHz	4.7 GHz	$\approx$ 2 GHz
Power est.	0.8W dynamic + 3.1 W Static <sup>1</sup>	Cores 15 W or Package 16 W	Cores 2W or Package 6 W

Heron only occupies 1.13% of any resource type though!

	<b>Heron</b> Xilinx Alveo U280	GHC + Intel i7 1250U	
Platform		Performance	Power-saver
Clock	185 MHz	4.7 GHz	≈2 GHz
Power est.	0.8W dynamic + 3.1 W Static <sup>1</sup>	Cores 15 W or Package 16 W	Cores 2W or Package 6 W
Fabrication	16 nm (FPGA!)	10 nm	10 nm

Heron only occupies 1.13% of any resource type though!

Wall-clock times vs GHC -O2



### Wall-clock times vs GHC -00



Conclusion

Conclusion

Assisted by a fully concurrent GC (modulo  $\approx$  20 cycles per pass).

Conclusion

## Assisted by a fully concurrent GC (modulo $\approx$ 20 cycles per pass).

Lays a path towards a single-chip multi-core architecture.

Conclusion

Assisted by a fully concurrent GC (modulo  $\approx$  20 cycles per pass).

Lays a path towards a single-chip multi-core architecture.

We want to see more research towards custom FP architectures!

# Questions?